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Abstract— This work focuses on proposing a new structure for 
asymmetric multilevel inverter. In the proposed topology, a switched 
capacitor (SC) and conventional series inverter are combined and 
connected in cascade. The proposed multilevel inverter finds its 
application in photovoltaic inverters which has numerous advantages. 
Firstly, it converts power for AC requirements from comparatively 
low DC voltage sources and with lower number of switching devices. 
Second,  with the removal of transformers normally used for stepping 
up the voltage of each inverter stage the weight, volume and size of 
the whole system is reduced as  the proposed topology can double the 
input voltage without a transformer. Symmetrical step control method 
(SSCM) and fundamental switching frequency method (FSFM) are 
applied to this proposed topology to actuate the power electronic 
switches for effective control and monitoring of voltage levels 
generated at the output. The simulation is executed using 
MATLAB/SIMULINK software. It was found that FSFM modulation 
technique results in a lower value of Total Harmonic Distortion 
(THD). The switching strategy is implemented with an FPGA device 
for the experimental prototype.  The simulation and experimental 
result of single-phase 25- level inverter is given to demonstrate the 
precise operation of the suggested topology. 
Keywords—switched capacitor, series-parallel connection, 
asymmetric multilevel Inverter, THD 
I. INTRODUCTION  
A multilevel inverter is a power electronic system that 
synthesizes a desired AC voltage from several levels of DC 
voltages as inputs. The ever-increasing energy consumption 
and the diminishing trend of using raw material resources due to 
its exhaustible nature and high cost have lead to the 
development of inexhaustible energy sources like photovoltaic 
(PV) more and more. The multilevel inverters have been 
considered as the main unit in such grid-connected systems. 
The challenging issues in such systems are producing an 
acceptable sinusoidal voltage waveform and boosting the 
output voltage [4]. Due to the bulky inductors, the use of a 
transformer in the boost multilevel inverter increases the size 
and cost and decreases the efficiency [1]. 
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Fig. 1 Basic unit 
 
The switched capacitor multilevel works by proper 
charging and discharging of capacitors in parallel and in series 
to produce the desired output [2]. In order to alleviate the 
inherent voltage unbalancing problem, the hybrid source 
switched capacitor topologies can be used.  By using this kind 
of inverter structure with simpler control techniques and fewer 
switching devices, it is possible to achieve a higher number of 
voltage steps at the output [3]. This switched capacitor 
topologies can be used in standalone applications like PV 
systems and electric vehicle application [4]. 
This paper proposes a new topology using switched 
capacitor units. Symmetrical step control method and the 
fundamental switching method are used in this investigation. 
The paper is structured as follows- in the next section the basic 
unit of the proposed topology is explained followed by the 
suggested topology. Section III presents the simulation results 
and section IV describes the experimental results. Lastly 
section V provides the conclusion for this work.  
 
II. PROPOSED ASYMMETRIC MULTILEVEL INVERTER 
The suggested elementary unit for the asymmetric 
multilevel inverter is shown in Fig. 1. In this basic network, 
the capacitor is connected in series and parallel with the dc 
voltage source by the switches S and P. The switching on of 
switch P makes the capacitor to get charged to the voltage Vdc, 
and when the switch S is switched on, the capacitor starts to 
discharge. When the switch S is on, the diode D is off as it is 
reverse biased and prevents capacitor discharging to the dc 
voltage source. It is coherent that both switches S and P 
cannot be on concurrently because a short circuit across the dc 
voltage source Vdc would be created. Table I specifies the 
values of VL for states of switches P and S. The elementary 
unit shown in Fig. 1 can be extended as shown in Fig. 2.  
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                                   TABLE I 
     VL  VALUES FOR STATES OF SWITCHES P AND S 
 
 
 
 
 
 
          ` Fig. 2. Extended basic unit 
In Fig. 2, the switches Pi ( i=1,2,3…,n) connect the 
capacitors in parallel and the switches Si (i=1,2,3…,n) connect 
the capacitors in series with the dc voltage sources. For 
producing the zero and negative output voltages, an H-bridge 
has been used at the output. 
A. Suggested Topology 
     Fig. 3 shows the proposed multilevel Inverter. In this 
topology, two switched capacitor units have been connected 
in series by using H-bridges. The negative and zero voltage 
levels are produced by H-bridge as the basic unit can produce 
only the positive voltage levels. 
    The magnitude of the dc voltage sources can be 
determined in numerous ways. For this circuit, the magnitude 
of the dc voltage sources in the k
th 
unit follows the below 
relation: 
 
                           Vk = (5 
k?1 )    V1 .                                (1) 
    Here, we have 2 DC sources. According to equation (1), we 
have 
                            V2 = 5V1 
 
    This structure is called asymmetric multi-level inverter   
because of the dissimilarity in the magnitudes of the dc 
voltage sources. 
    There are 25 modes of operation for this proposed topology 
depending upon the on state of the switches for providing each 
level in the output voltage. Table III and IV gives the values of 
output voltages VL for different states of switches S1, S2, P1, 
P2, T1, T2, T3, T4, T5, T6, T7 and T8 respectively. Note that 
there are various distinct switching sequences for producing 
the zero level and only one of them is shown in table III. In the 
tables III and IV the state conditions 1 means that the 
particular switch is ON and state condition 0 means that 
particular switch is OFF. 
 
 
 
  Fig. 3. Proposed topology 
 
TABLE II 
CALCULATION OF DIFFERENT PARAMETERS OF THE 
PROPOSED TOPOLOGY 
 
 
 
 
 
 
 
 
 
 
 
TABLE III 
 SWITCHING TABLE FOR THE SUGGESTED HYBRID 25 LEVEL 
INVERTER FOR POSITIVE HALF CYCLE 
 
 
TABLE IV 
SWITCHING TABLE FOR THE SUGGESTED HYBRID 25 LEVEL 
INVERTER FOR NEGATIVE HALF CYCLE 
 
 
State Switching states VL 
S                        P 
1 0                        1 Vdc 
2 1                        0 2Vdc 
 
 
Parameter Formula Value 
Nstep 5
k 52=25 
NIGBT 6k 6x2=12 
Ndiode k 2 
Ncapacitor k 2 
Ndc k 2 
 
(Vo)max 
 
 
2(V1+V2) 
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Fig. 4. Matlab/ Simulink model of Proposed
III. SOFTWARE IMPLEMENTATION AND
     Fig. 4 shows the simulation model of the
It is done using MATLAB/SIMULINK softw
phase 25-level inverter to produce 50 Hz s
waveform with load voltage VL (rms) = 2
load. The magnitudes of dc voltage sources 
135V respectively using the equation (1).  
A. Symmetrical step control method 
For switching to the bridge switches in MAT
pulse generators are used. According to th
the Pulse Width (% of period) = n*(100/49
(sec) = m/50/49, where n and m are num
switch is ON and OFF respectively.  It is giv
level has equal duration. In terms of switc
angle will be 7.5 degree which is 90
0
/12. Fig
voltage and current for R load of 100? resp
harmonic distortion (THD) of the simula
voltage is 14.57% using symmetrical step 
shown in Fig. 6. 
     It can be noticed from fig. 5 that the out
quarter wave symmetry. Also, the steps are
the waveform is more like triangular rather th
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Fig. 5. Output current and voltage wav
  
Fig. 6. THD of load volta
 
B. Fundamental switching freq
     In this method, a sinusoidal
and it is compared with the de
In MATLAB/SIMULINK, th
sinusoidal wave with constant l
Fig. 7 shows the output vol
reference signal in this switchi
Vref and fref represents the 
sinusoidal signal, respectively. 
     A sinusoidal reference w
compared with the desired volt
the look –up table is created b
editor. This look up table is gi
in the switching table dependin
Fig. 9 shows the load voltage 
respectively. The total harm
simulated 25-level load voltag
switching frequency method is 
    From Fig. 10 it can be noti
switching frequency techniqu
waveform are not symmetric
duration. Instead, the steps are 
staircase output waveform is n
waveform. Since the resultin
sinusoidal waveform, the THD
switching technique will be le
step control method. 
 
 
 
eform for resistive load using SSCM 
 
ge for R load using SSCM 
uency method 
 reference waveform is created 
sired voltage levels (1 to 12pu). 
is is done by comparing a 
ines of the required dc level. 
tage steps and the sinusoidal 
ng methodology. In this figure, 
magnitude and frequency of 
 
aveform is created and it is 
age levels (1 to 12pu) and then 
y programming it in MATLAB 
ven to the appropriate switches 
g upon the modes of operation. 
and current for R load of 100? 
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Fig. 7. Output Voltage level and Sinusoidal ref
 
 
 
Fig. 8. Generated reference sinusoidal 
 
Fig. 9. Output current and voltage waveform for resist
 
Fig. 10. THD of load voltage for R load usi
    Table V indicate that the THD changes fr
load to 15.36% at full load in case of 
control method and from 4.35% to 4.5
fundamental switching frequency method. H
in THD due to loading effect is only 1.15%
and 0.15% in case of FSFM which is an adv
 
 
erence signal 
 
signal 
 
ive load using FSFM 
 
ng FSFM 
om 14.21% at no 
Symmetrical step 
0% in case of 
ence the increase 
 in case of SSCM 
antage. 
TAB
THD COMPARISON BETWEEN S
RESISTIVE LOADS WIT
Power 
output(W) 
 Symme
step co
method(S
500 15.36
250 15.03
100 14.57
50 14.49
No load 14.2
 
Fig. 11. Block diagram of ha
 
IV. EXPERIMENTA
    Fig. 11 represents the block 
experimental prototype. 
    An isolated driver circuit is
optocouplers provide the req
control circuit. The FPGA pro
driver circuits which in turn dri
    The IGBT’s utilized in the p
FPGA Spartan 3E board is u
signals. 
    XILINX 14.5 is the software
process for implementing a 
divided into five steps:  
• Design entry 
•  Behavioral Simulatio
• Design synthesis 
• Implementation 
• Device programming 
    This is the process through
VERILOG for creation of ga
behavioral simulation which 
entered is functionally correct 
wave using inbuilt ISE simula
device programming is done to
    Fig. 13 shows the photograp
and Fig. 14 shows the approx
inverter across load as recorded
 
LE V 
SCM AND FSFM FOR DIFFERENT 
HOUT FILTER CIRCUIT 
THD 
trical 
ntrol 
SCM) 
Fundamental 
switching 
frequency 
method(FSFM) 
% 4.50% 
% 4.42% 
% 4.38% 
% 4.36% 
1% 4.35% 
 
rdware Implementation model 
L VERIFICATION 
diagram for implementation of 
 provided for each switch. The 
uired isolation to protect the 
vides the gating signals for the 
ve the switches. 
rototype are G4PH50UD. The 
sed to generate gate switching 
 used to design the system. The 
design on FPGA is basically 
n 
 which we write the code in 
ting signals. The next step is 
verifies whether the design 
or not. The result of simulated 
tor is shown in Fig. 12. Finally 
 program the FPGA. 
h of the experimental prototype 
imated sine-wave produced by 
 in oscilloscope. 
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Fig. 12. Pulse generation waveforms in XILINX software 
 
 
Fig. 13. Photo of Hardware 
 
 
Fig. 14. Experimental output voltage 
 
V. CONCLUSION 
A new asymmetric multilevel inverter topology has been 
proposed through this work. It was shown that the proposed 
topology generates a 25-level voltage by using 12 IGBT’s, 2 
diodes, and 2 isolated dc input voltage sources. Thus it 
reduces the input dc voltage sources, utilizes fewer switching 
devices and also lessens the size and cost of the system in 
comparison with conventional topologies. In addition, the 
proposed topology can boost the input voltage without any 
transformer. Two types of switching technique i.e. 
Symmetrical Step Control Method and Fundamental 
Switching Frequency Method were used as the switching 
techniques for the asymmetric multilevel Inverter. And it is 
seen that Fundamental switching method was found to have 
lower THD values as compared to symmetrical step control 
method. Since, the THD obtained by fundamental switching 
scheme is less than 5%; the resulting load current and voltage 
can be considered as almost “clean” sinusoids. The 
simulations performed were validated with experimental tests 
and the results thus obtained from this 25-level inverter 
showed close proximity to each other and are very acceptable. 
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